



(43) International Publication Date  
7 April 2005 (07.04.2005)

PCT

(10) International Publication Number  
**WO 2005/031755 A1**

(51) International Patent Classification<sup>7</sup>: G11C 27/02.  
H03H 19/00

(74) Agent: COHAUSZ & FLORACK (24): Bleichstrasse 14,  
40211 Düsseldorf (DE).

(21) International Application Number: PCT/IB2003/004246

(81) **Designated States (national):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, SM, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 29 September 2003 (29.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (for all designated States except US): NOKIA CORPORATION [FI/US]: Keilalahdentie 4, FIN-02150 Espoo (FI).

(72) Inventors: and


**Published:**

(75) **Inventors/Applicants (for US only):** RUHA, Antti [FI/FI]; Uistintie 21A. FIN-90550 Oulu (FI). TERVAL-UOTO, Jussi-Pekka [FI/FI]; Puolinnankatu 10D32. FIN-90570 Oulu (FI). RUOTSALAINEN, Tarmo [FI/FI]; Matilaisentie 5A1. FIN-90570 Oulu (FI).

— with international search report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: ACTIVE CURRENT MODE SAMPLING CIRCUIT



**(57) Abstract:** The invention relates to an active current mode sampling circuit comprising an operational amplifier (103) and at least one switched capacitor (C2, C2a, C2b). In order to reduce the power consumption of such a circuit, first switching elements (S101a, S101b, S102a, S102b) switch the switched capacitor (C2, C2a, C2b) between an input and an output of the operational amplifier (103) during charging phases  $\phi 1$ . Further, second switching elements (S103a, S103b, S104a, S104b) connect the switched capacitor (C2, C2a, C2b) during discharging phases  $\phi 2$  to a subsequent stage (104), in order to provide a charge of the switched capacitor (C2, C2a, C2b) to the subsequent stage (104). The invention relates equally to a device (107) comprising such a sampling circuit and to a method of operating such a sampling circuit.

**WO 2005/031755 A1**